Question: You are given the following data about a virtual memory system: (a)The TLB can hold 1024 entries and can be accessed in 1 clock cycle
(a)The TLB can hold 1024 entries and can be accessed in 1 clock cycle (1 nsec).
(b) A page table entry can be found in 100 clock cycles or 100 nsec.
(c) The average page replacement time is 6 msec.
If page references are handled by the TLB 99% of the time, and only 0.01% lead to a page fault, what is the effective address-translation time?
Step by Step Solution
3.36 Rating (171 Votes )
There are 3 Steps involved in it
The chance of a hit is 099 for the TLB 00099 for the page table and 00001 for a page ... View full answer
Get step-by-step solutions from verified subject matter experts
Document Format (1 attachment)
761-C-S-D-B-O-S (334).docx
120 KBs Word File
