Determine the worst-case input offset voltage for the circuit of Fig. 4.58. Assume the worst-case I S

Question:

Determine the worst-case input offset voltage for the circuit of Fig. 4.58. Assume the worst-case ISmismatches in the transistors are ± 5 percent and βF= 15 for the pnp transistors. Assume the dc output voltage is VSUPˆ’ |VBE(on)|.

Fig. 4.58:

+VSUP Q4 Q3 V, = Vo+v, Q2 +6 V; = V, + v; 100 μΑ -VSUP

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question

Analysis and Design of Analog Integrated Circuits

ISBN: 978-0470245996

5th edition

Authors: Paul R. Gray, ‎ Paul J. Hurst Stephen H. Lewis, ‎ Robert G. Meyer

Question Posted: