Question: If LD/ST address computation can overflow, can we delay overflow exception detection into the MEM stage? Use the given store instruction to explain what happens.

If LD/ST address computation can overflow, can we delay overflow exception detection into the MEM stage? Use the given store instruction to explain what happens.


The remaining three problems in this exercise also refer to the following store instruction:SW b. SW a. R5,-40 (R15) R1,0 (R1) Store Instruction

SW b. SW a. R5,-40 (R15) R1,0 (R1) Store Instruction

Step by Step Solution

3.53 Rating (153 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

Yes we can delay overflow exception detection into the MEM stage This is because the addres... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!