Question: This exercise is intended to help you better understand the last pitfall from failure to consider pipelining in instruction set design. The first four problems
This exercise is intended to help you better understand the last pitfall from failure to consider pipelining in instruction set design. The first four problems in this exercise refer to the following new MIPS instruction:![a. Instruction SWINC Rt, Offset (Rs) b. SWI Rt, Rd (Rs) Interpretation Mem[Reg[Rs]+Offset]=Reg [Rt] Reg[Rs ]](https://dsd5zvtm8ll6.cloudfront.net/images/question_images/1698/3/0/9/990653a2766637201698309988336.jpg)
How would you change the 5-stage MIPS pipeline to add support for micro-op translation needed to support this new instruction?
a. Instruction SWINC Rt, Offset (Rs) b. SWI Rt, Rd (Rs) Interpretation Mem[Reg[Rs]+Offset]=Reg [Rt] Reg[Rs ] Reg[Rs]+4 Mem[Reg[Rd]+Reg [Rs ]]= Reg[Rt]
Step by Step Solution
3.37 Rating (169 Votes )
There are 3 Steps involved in it
Fetch the instruction from memory using IF Instruction Fetch ID Instruction Decode Read the registers and decode the instruction EX Execution Carry out the operation or determine the address that is effective Memory access or MEM allows you to load or save data in memory as needed Write Back WB Return the outcome to the register ... View full answer
Get step-by-step solutions from verified subject matter experts
Study Help