What is the latency of your implementation from 4.3.2?

Problem 4.3.2

Show how this block can be implemented. Use only AND, OR, NOT, and D Flip-Flops.

Cost and latency of digital logic depends on the kinds of basic logic elements (gates) that are available and on the properties of these gates. The remaining three problems in this exercise refer to these gates, latencies, and costs:

Transcribed Image Text:

a. b. NOT Latency Cost 10ps 20ps 2 2 2-Input AND or OR Latency 12ps 40ps Cost 4 3 Each Additional Input for AND/OR Latency Cost +2ps +30ps +1 +1 D-Element Latency 30ps 80ps Cost 10 9