(a) Draw a logic diagram (use gates, adders, MUXes, D flip-flops, etc.) that shows the result of...

Question:

(a) Draw a logic diagram (use gates, adders, MUXes, D flip-flops, etc.) that shows the result of synthesizing the following Verilog code. A, B, and C are 3-bit
unsigned vectors.

always @(negedge CLK)

begin

if(C0 == 1)

C <= ~A;

if(Ad == 1)

C <= A + B;

if(Sh == 1)

C <= C >>> 1;

end

(b) Describe in one or two sentences what this circuit does.

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question

Digital Systems Design Using Verilog

ISBN: 978-1285051079

1st edition

Authors: Charles Roth, Lizy K. John, Byeong Kil Lee

Question Posted: