Verify that a carry-out signal, c_k , from bit position k − 1 of an adder circuit can be generated as c_k = x_k ⊕ y_k ⊕ s_k , where x_k and y_k are inputs and s_k is the sum bit.