Add an interrupt capability to the interface in Figure 4.29. Show how you can introduce an interrupt enable bit, which can be set or cleared by the processor as bit 6 of the status register of the interface. The interface should assert an interrupt request line, INTR, when interrupts are enabled and input data are available to be read by the processor.

LO1