Question: Consider a main memory constructed with SDRAM chips that have timing requirements depicted in Figure 5.9, except that the burst length is 8. Assume that
Consider a main memory constructed with SDRAM chips that have timing requirements depicted in Figure 5.9, except that the burst length is 8. Assume that 32 bits of data are transferred in parallel. If a 133-MHz clock is used, how much time does it take to transfer:
(a) 32 bytes of data
(b) 64 bytes of data What is the latency in each case?
LO1
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
