Question: 2 : given the following code; always @ ( posedge clk of negedge nrst ) if ( ! nrst ) a = 0 ; else

2: given the following code;
always @(posedge clk of negedge nrst)
if (!nrst ) a =0;
else if (b) a <=0;
else a = c ;
select all which are true:
A This is not synthesizable
B This is not good practice but is synthesizable
C The code is fine and is synthesizable
D The code needs to include a default value for a

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

2 : given the following code; always @ ( posedge clk of negedge nrst ) if ( ! nrst ) a = 0 ; else if ( b ) a

Q:

2 : given the following code; always @ ( posedge clk of negedge nrst ) if ( ! nrst ) a = 0 ; else if ( b ) a

Q:

The following partial code ( CODE 3 ) for a FSM contains 1 or more errors, how many errors are there ? ( one numeric answer in range 0 to 8 ) CODE 3 localparam ST 0 = 1 ; localparam ST 1 = 2 ;...

Q:

Please Write the Testbecnhes for the Following given Problem 1) verify DUT Use File Based Self Checking Testbench architecture 2) Test bench : Build Testbench modules Top-level testbench w/ DUT...

Q:

Here is my verilog code and the testbench code however there is an issue with my waveform not being accurate can you please find the issue and explain why? module line ( input wire rst _ n , / /...

Q:

verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code verilog code...

Q:

CODE IS EASY, just need to confirm and double check. Will upvote! I have a verilog code on visual studio. I am using this code, because it is a similar task. Though some specifications are different....

Q:

Multadd.tcl script: # cd ~/cnt-seq # dc_shell # enter each uncommented command listed below # or to run all of these do the following at teh dc_shell prompt # source cnt-seq.scr...

Q:

2. Given the following code: module clock_gate(input wire clk, enable, din, set,output reg dout); always @(negedge clk or posedge set) begin if (set) dout else if (enable) dout end endmodule a....

Q:

Problems 117 P4-16: Derive the fbd of the module M3 inferred by the following Verilog program that describes a digital filter. Assume the arithmetic-shift-right- by-2 operation (>>>2) is performed by...

Q:

A customer just paid $48,727.27 for a Crossover vehicle. If the markup based on cost was 45% what was the cost of the crossover vehicle? (Round to the nearest whole dollar)

Q:

Metlock Company specializes in manufacturing a unique model of bicycle helmet. The model is well accepted by consumers, and the company has enough orders to keep the factory production at 10,000...

Q:

3. A common stock from M&M Consulting expected a price by the end of the year in $95.50 and pay dividends by $3.50 by common stock. If the rate of return of theses stock are 18%, what would be the...

Q:

Blue and White Company had the following costs: Direct Materials used $ 2 9 6 , 0 0 0 , Direct Labor incurred $ 1 7 5 , 0 0 0 , Factory Overhead incurred $ 3 8 6 , 0 0 0 , and Office Salaries Expense...

Q:

2. How will the team select a leader?

Q:

1. Provide clear, defined direction and remove all ambiguity from the process.

Q:

3. What may be the goal of the team?