Question: 4.2 The basic single-cycle MIPS implementation in Figure4.2 can only implement some instructions. New instructions can be added to an existing Instruction Set Architecture (ISA),
4.2 The basic single-cycle MIPS implementation in Figure4.2 can only implement some instructions. New instructions can be added to an existing Instruction Set Architecture (ISA), but the decision whether or not to do that depends, among other things, on the cost and complexity the proposed addition introduces into the processor datapath and control. The first three problems in this exercise refer to the new instruction:
Instruction: lwi Rt, Rd(Rs)
Interpretation: Reg[Rt] = Mem[ Reg[Rd]+Reg[Rs] ]
4.2.1 [10] <4.1> Which existing blocks (if any) can be used for this instruction?
| sign-extend | ||
| Registers
| ||
| PC-Add
| ||
| Branch Add
| ||
| Instruction Memory,
| ||
| PC
| ||
| ALU
|
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
