$5.$ Assume that individual stages of the datapath have the following latencies: IF ID MEM WB EX $350$ps $250$ps $150$ps $400$ps $200$ps If you can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, what is the clock cycle time in a pipelined and non$-$ pipelined processor?