Question: Cache Layout: Given a 16KB direct mapped, write-back I cache and a 32KB 4-way set-associative, write-back D cache, both with 32 byte blocks (a) Calculate

Cache Layout:

Given a 16KB direct mapped, write-back I cache and a 32KB 4-way set-associative, write-back D cache, both with 32 byte blocks

(a) Calculate the number of tag,index and offset bits for the I cache.

(b) How many bits are needed to implement the I cache? Hint : Dont forget all the bookkeeping bits (e.g., valid, LRU, etc.).

(c) Calculate the number of tag,index and offset bits for the D cache.

(d) How many bits are needed to implement the D cache?

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

Cache Layout: A processor has a separate D-cache and an I-cache. D-cache: 64KB, 4-way set associative, block size of 1 word, write-back policy I-cache: 32KB, direct mapped cache, block size of 1 word...

Q:

Caches Question 1 : An n - way set - associative cache consists of several sets, each of which consists of n blocks. Each block in the memory maps to a unique set in the cache given by the index...

Q:

Based on the solution provided, solve the rest of the questions please ASAP, I need it quicklyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy Q1: A gaming device has to transfer a high definition 1920 x 1080 x 3...

Q:

Urgent: Based on the solution provided, solve the rest of the questions please ASAP, I need it quicklyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyyy Q1: A gaming device has to transfer a high definition 1920 x 1080...

Q:

Cache Layout: A processor has a separate D-cache and an I-cache. D-cache: 64KB, 4-way set associative, block size of 1 word, write-back policy I-cache: 32KB, direct mapped cache, block size of 1 word...

Q:

Cache Layout: A processor has a separate D-cache and an I-cache. D-cache: 64KB, 4-way set associative, block size of 1 word, write-back policy I-cache: 32KB, direct mapped cache, block size of 1 word...

Q:

You have a system on which addresses are 36 bits long. For each of the following scenarios, determine the cache (data) capacity, number of cache blocks, the size (in bytes) of each cache block, the...

Q:

Your system, running at 2.5 GHz has the following instruction mix, with CPI that doesn't include memory accesses. Assume that L1 cache can be accessed with no pipeline stalls on a hit. Instruction...

Q:

Problems: 1. For the following questions, assume that the memory system uses byte addressable that are 32-bit long. In addition, assume all data words in such memory consists of 4-bytes (32-bits)....

Q:

Q 1 : Consider a machine with a byte addressable main memory of 6 4 Kbyte with 8 byte Block size. Assume that direct mapped cache consisting 3 2 lines. Write answer of the following questions [ 2 0...

Q:

In this information age, where everyone is a click away through a cell phone or e-mail, it would seem logical that different accents would merge into one. Research from the University of Pennsylvania...

Q:

A right triangle has a fixed hypotenuse of length h and one leg that has length x. Find a formula for the length L(x) of the other leg.

Q:

6. Which of the following shows the order in which materials expand for a given increase in temperature starting with the one that expands the most? (a) gases > solids > liquids (b) gases > liquids >...

Q:

CT Corp Comprehensive Question Canadian Tire Corporation, Limited (Canadian Tire) is a family of companies that includes a retail segment and a financial services division, among others. The retail...

Q:

Identify the types of informal reports.

Q:

Write messages that are used for the various stages of collection.

Q:

Describe the four elements that are encompassed in the indirect plan for persuasive messages.