Question: CAN YOU PLEASE MAKE THE COUNT GO UP BY 1 ONCE IT REACHES 3 SECONDS? 3 use ieee.std _ logic _ 1 1 6 4

CAN YOU PLEASE MAKE THE COUNT GO UP BY 1 ONCE IT REACHES 3 SECONDS? 3 use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity duabiasal is clr: in std_logic; statecounter : out std_logic_vector (3 downto 0););
end duabiasal;
architecture bhv of duabiasal issignal state: state_type; --differentiaties between different statessignal seconds: std_logic_vector (3 downto 0); --determines when the sttaecounter should change valueconstant secl: std_logic_vector (3 downto 0) :="0000"; --the amount of time for states sl and s3
beginbegin state = s0; seconds ="1101"; case state is if (count secl3) then count = count +1; else count ="0000"; end if; if (count secl) then count = count -1; state = s2; end if; if (count secl3) then count = count +1; else count ="0000"; end if; if (count secl) then count = count -1; state = s0; seconds ="1101"; when others => end case; clockcounter = seconds;C2: process(state) case state is statecounter ="0000"; nsy ='0'; ewr='0'; ewg ='l'; statecounter ="0001"; nsy ='0'; ewr='0'; ewg ='0'; case state is statecounter ="0000"; nsy ='0'; ewr='0'; ewg ='1'; statecounter ="0001"; nsy ='0'; ewr ='0'; ewg ='0'; statecounter ="0010"; nsy ='0'; ewr='1'; ewg ='0'; statecounter ="0011"; nsy ='1'; ewr='l'; ewg ='0'; statecounter ="0000"; nsy ='0'; ewr='0'; ewg ='l';end process;
end bhv;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity duabiasa1 is
port (clk: in std_logic;
clr: in std_logic;
nsr, nsg, nsy, ewr, ewg, ewy: out std_logic;
statecounter : out std_logic_vector (3 downto 0);
clockcounter : out std_logic_vector (3 downto 0)
);
end duabiasa1;
architecture bhv of duabiasa1 is
type state_type is (s0, s1, s2, s3);
signal state: state_type; --differentiaties between different states
signal count: std_logic_vector (3 downto 0); --counts from 0-13s
signal seconds: std_logic_vector (3 downto 0); --determines when the sttaecounter should change value
constant sec13: std_logic_vector (3 downto 0) :="1101"; --maximum value at which the timer will count up to
constant sec1: std_logic_vector (3 downto 0) :="0000"; --the amount of time for states s1 and s3
begin
process(clk, clr, seconds)
begin
if clr ='0' then
state = s0;
count ="0000";
seconds ="1101";
elsif (rising_edge(clk)) then
case state is
when s0=>
if (count sec13) then
state = s0;
count = count +1;
seconds = seconds -1;
else
state = s1;
count ="0000";
seconds ="1101";
end if;
when s1=>
if (count sec1) then
state = s1;
count = count -1;
else
state = s2;
count ="0000";
seconds ="1101";
end if;
when s2=>
if (count sec13) then
state = s2;
count = count +1;
seconds = seconds -1;
else
state = s3;
count ="0000";
seconds ="1101";
end if;
when s3=>
if (count sec1) then
state = s3;
count = count -1;
else
state = s0;
count ="0000";
seconds ="1101";
end if;
when others =>
state = s0;
end case;
end if;
clockcounter = seconds;
end process;
C2: process(state)
begin
case state is
when s0=>
statecounter ="0000";
nsr ='1';
nsy ='0';
nsg ='0';
ewr ='0';
ewy ='0';
ewg ='1';
when s1=>
statecounter ="0001";
nsr ='1';
nsy ='0';
nsg ='0';
ewr ='0';
ewy ='1';
ewg ='0';
when s2=>
statecounter ="0010";
nsr ='0';
nsy ='0';
nsg ='1';
ewr ='1';
ewy ='0';
ewg ='0';
when s3=>
statecounter ="0011";
nsr ='0';
nsy ='1';
nsg ='0';
ewr ='1';
ewy ='0';
ewg ='0';
when others =>
statecounter ="0000";
nsr ='1';
nsy ='0';
nsg ='0';
ewr ='0';
ewy ='0';
ewg ='1';
end case;
end process;
end bhv;
CAN YOU PLEASE MAKE THE COUNT GO UP BY 1 ONCE IT

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Programming Questions!

Q:

ECEN 3734 - Computer Design Problem: Based on the given VHDL codes... (a) Complete the ModelSim force commands to perform the given (shown below) calculations. (b) Draw the timing diagram for the...

Q:

Write a VHDL code to design a register that has 3-bit control input S, 4-bit D input, and a 4-bit output. All the changes of the output happen at the falling edge of the clock except for changes...

Q:

Can someone please explain why I am getting this error? And show how to fix the code using Xilinx (Vivado) Sources ? OEX Project Summary x decod2_4.vhd * x testbench.vhd 0...

Q:

please describe step by step how to do and I have to complete this only with intellij in java class The Assignment: The World of "ParrotCraft" This assignment is about objects, instance variables,...

Q:

Hi please help me accomplish this project. STEP 1 Implement new Obstacles module Please use your solution for the Toy Robot 4 exercise as starting point for this problem. First you need to implement...

Q:

I WILL LIKE 100% Please make sure the code is neat and well. Assignment Requirements 1. Should use C++ and concepts of OOP (classes etc) 2. Screenshots of code for each class and its explanation with...

Q:

Create a C++ program, suing C++ only, please make the code simple and at where they needed.(Please follow the requirements). use the required test runs, Variable declarations at the top of main, No...

Q:

Hi, I have this assignment it is very confusing, I GOT A 45/100, if you could, complete it with notes, please, on how you were able to do it and get it to work. I am using a library called...

Q:

I highly recommend that you DO NOT use threads! In the past, students unknowingly have created around 200 threads which of course causes the system to kill your programs. You will submit your source...

Q:

NOTE: your project MUST run on one of the Unix machines on campus, NOT ON YOUR PC. University-wide machines like giant will likely complain about resource usage! You can use any language that you...

Q:

Which labor contract issues are likely to be the easiest to resolve? Which are likely to be the most difficult?

Q:

With respect to capital structure, the firms. mix of debt and equity, explain Modigliani and Millers theoretical model of the optimal capital structure, detailing why a firms investing decision and...

Q:

Which of the following categories is taxable income to the recipient? a . Unemployment compensation b . Scholarships to cover books and tuition c . Life insurance proceeds d . Medical insurance paid...

Q:

Listen What is the reason for #4? Given CB AD and CB | AD H B # Statements 1. CBAD 2. CB || AD 3. 4CBD ADB 4. BD BD 5. ABCD ADAB Reasons