Consider an L$1$ data cache with the following characteristics.

$32-$bit addresses $($physical addressing$)$

$$ Total capacity of $128$ bytes

$16-$byte blocks

$2-$way associativity

$$ Write$-$back, write$-$allocate writing

$$ LRU $($least$-$recently used$)$ replacement

Draw a detailed diagram of the complete cache.