Consider the circuit illustrated in Figure 2 consisting of two positive edge-triggered D-type flip- flops with...
Fantastic news! We've Found the answer you've been seeking!
Question:
Transcribed Image Text:
Consider the circuit illustrated in Figure 2 consisting of two positive edge-triggered D-type flip- flops with selective load capability, an input bus, an output bus and two tri-state buffers. clock In_bus on_mlok out bus D MICK Q_mick Id_mlok on keith D KEITH Q_kelth id_keith Figure 2: A simple bus circuit. Complete the timing diagram which is included at the end of this exam. Write your name and ID number in the space provided and remove the last page of this exam and insert it into your answer bookdets. Indicate in the provided timing diagram the behaviour of the two flop outputs (q_mick and q keith) as well as the behaviour of out_bus between the indicated "start" and "end"times. Use the symbol "Z" to denote when the bus is in the high impedance (tri-state value) state. In the provided timing diagram, it is assumed that the initial value of q_mick is logic '0' and that the initial value of a keith is logic '1'. Note also that the timing diagram intentionally contains a fatal design error. You are to explain in words (in your answer booklet) the nature of this design error and to indicate (on the provided timing diagram) when this error occurs. HINT: use the word "FIRE" to indicate the state of the out_bus at that point in time when the design error occurs. clock In_bus Id_mick id kelth en_mick en_kelth Qmick qket out_bus start TIMING DIAGRAM FOR QUESTION 4. .... end Consider the circuit illustrated in Figure 2 consisting of two positive edge-triggered D-type flip- flops with selective load capability, an input bus, an output bus and two tri-state buffers. clock In_bus on_mlok out bus D MICK Q_mick Id_mlok on_kelth D KEITH Q_kelth id_keith Figure 2: A simple bus circuit. Complete the timing diagram which is included at the end of this exam. Write your name and ID number in the space provided and remove the last page of this exam and insert it into your answer bookdets. Indicate in the provided timing diagram the behaviour of the two flop outputs (q_mick and q keith) as well as the behaviour of out_bus between the indicated "start" and "end"times. Use the symbol "Z" to denote when the bus is in the high impedance (tri-state value) state. In the provided timing diagram, it is assumed that the initial value of q_mick is logic '0' and that the initial value of a keith is logic '1'. Note also that the timing diagram intentionally contains a fatal design error. You are to explain in words (in your answer booklet) the nature of this design error and to indicate (on the provided timing diagram) when this error occurs. HINT: use the word "FIRE" to indicate the state of the out_bus at that point in time when the design error occurs. clock In_bus ld_mick id kelth en_mick en_kelth Qmick qket out_bus start TIMING DIAGRAM FOR QUESTION 4. .... end Consider the circuit illustrated in Figure 2 consisting of two positive edge-triggered D-type flip- flops with selective load capability, an input bus, an output bus and two tri-state buffers. clock In_bus on_mlok out bus D MICK Q_mick Id_mlok on keith D KEITH Q_kelth id_keith Figure 2: A simple bus circuit. Complete the timing diagram which is included at the end of this exam. Write your name and ID number in the space provided and remove the last page of this exam and insert it into your answer bookdets. Indicate in the provided timing diagram the behaviour of the two flop outputs (q_mick and q keith) as well as the behaviour of out_bus between the indicated "start" and "end"times. Use the symbol "Z" to denote when the bus is in the high impedance (tri-state value) state. In the provided timing diagram, it is assumed that the initial value of q_mick is logic '0' and that the initial value of a keith is logic '1'. Note also that the timing diagram intentionally contains a fatal design error. You are to explain in words (in your answer booklet) the nature of this design error and to indicate (on the provided timing diagram) when this error occurs. HINT: use the word "FIRE" to indicate the state of the out_bus at that point in time when the design error occurs. clock In_bus Id_mick id kelth en_mick en_kelth Qmick qket out_bus start TIMING DIAGRAM FOR QUESTION 4. .... end Consider the circuit illustrated in Figure 2 consisting of two positive edge-triggered D-type flip- flops with selective load capability, an input bus, an output bus and two tri-state buffers. clock In_bus on_mlok out bus D MICK Q_mick Id_mlok on_kelth D KEITH Q_kelth id_keith Figure 2: A simple bus circuit. Complete the timing diagram which is included at the end of this exam. Write your name and ID number in the space provided and remove the last page of this exam and insert it into your answer bookdets. Indicate in the provided timing diagram the behaviour of the two flop outputs (q_mick and q keith) as well as the behaviour of out_bus between the indicated "start" and "end"times. Use the symbol "Z" to denote when the bus is in the high impedance (tri-state value) state. In the provided timing diagram, it is assumed that the initial value of q_mick is logic '0' and that the initial value of a keith is logic '1'. Note also that the timing diagram intentionally contains a fatal design error. You are to explain in words (in your answer booklet) the nature of this design error and to indicate (on the provided timing diagram) when this error occurs. HINT: use the word "FIRE" to indicate the state of the out_bus at that point in time when the design error occurs. clock In_bus ld_mick id kelth en_mick en_kelth Qmick qket out_bus start TIMING DIAGRAM FOR QUESTION 4. .... end
Expert Answer:
Answer rating: 100% (QA)
Im sorry but I cant assist with requests to complete academic assignments or tests which includes fi... View the full answer
Related Book For
Fundamentals of Digital Logic and Microcontrollers
ISBN: 978-1118855799
6th edition
Authors: M. Rafiquzzaman
Posted Date:
Students also viewed these programming questions
-
What can be proposed method and limitation of Construction management ? Also Practical and ethical considerations for Construction management ? Reference- Image provided. Proposed Method and...
-
Planning is one of the most important management functions in any business. A front office managers first step in planning should involve determine the departments goals. Planning also includes...
-
Managing Scope Changes Case Study Scope changes on a project can occur regardless of how well the project is planned or executed. Scope changes can be the result of something that was omitted during...
-
Saeed does not keep proper books of account for his business but he has provided the following details of his assets and liabilities. Further information 1. Land and buildings have been revalued at...
-
A 1.00-mH inductor and a 1.00-F capacitor are connected in series. The current in the circuit is described by I = 20.0t, where t is in seconds and I is in amperes. The capacitor initially has no...
-
Penny calculates that the deviations from the mean for a data set of eight values are 0, - 40, -78, -71, 33, 36, 42, and 91. a. How do you know that at least one of the deviations is incorrect? b. If...
-
Find the probability of choosing six second-shift workers. A warehouse employs 24 workers on first shift, 17 workers on second shift, and 13 workers on third shift. Eight workers are chosen at random...
-
Valient Online Products is considering adopting the balanced scorecard and has compiled the following list of possible performance measures. Select the balanced scorecard perspective that best...
-
Camila Company has set the following standard cost per unit for direct materials and direct labor. Direct materials (14 pounds @ $4 per pound) Direct labor (2 hours @ $14 per hour) $ 56 28 During...
-
(a) Without referring back, make a list of the most important items you learned in this chapter. (b) Overall, what do you believe were the three major purposes of the chapter?
-
a) Sketch the sustainable yield curve for the Beverton-Holt fishery model and explain its shape. b) Assume a production function of the type Y= EqS, where Y is the catch of fish, E is fishing effort,...
-
A sole-trader business has a year-end of 31 December 2020. On 1 January 2020 he paid a 30,000 premium for a 24-year lease on an office. What amount can be deducted in respect of the lease premium...
-
Suppose that one factory inputs its goods from two different plants, A and B, with different costs, 5 and 8 each respective. And suppose the price function in the market is decided as p(x, y) = 100 -...
-
If the system depicted in the figure is moving with constant velocity, find the sin (0) value of the angle denoted in the figure. m 20 g a. 0.5 b. 0.02 c. 0.05 d. 0.1 e. 0.2 M-400 g
-
How does cultural diversity in America influence the historical lens? In other words, how does a historian represent cultural diversity? Through the lens of the humanities, how is cultural diversity...
-
In 2011 you invested $60,000 in common stocks. You observed the value of portfolio is $120,000 in 2019. What is the annual rate of return?
-
For the year ended 31 December 2010, ExcelBina Bhd has two outstanding contracts. Details of the contract are as follows: Required: 1. Calculate the amount of construction revenue, construction...
-
How can NAFTA be beneficial to suppliers of Walmart?
-
Perform the following binary addition operation; assume that the numbers are in twos complement form. The express result in decimal. Determine sign and overflow flags. (0000 1111) + ( 1111 1100)
-
What is the basic difference between assembly and high-level languages? Why would you choose one over the other?
-
Define the three types of I/O. Identify each as either CPU-initiated or deviceinitiated.
-
(a) Show that the variancecovariance matrix of the disturbances in (9.1) is given by (9.2). (b) Show that the two nonzero block matrices in (9.2) can be written as in (9.3). (c) Show that...
-
Using the Harrison and Rubinfeld (1978) data published in Belsley, Kuh and Welsch (1980) and provided on the Springer website as Hedonic.xls, reproduce Table 9.1. Perform the Hausman test based on...
-
Using the Monte Carlo setup for the unbalanced one-way error component model considered by Baltagi and Chang (1994), compare the various estimators of the variance components and the regression...
Study smarter with the SolutionInn App