E In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies: IF ID EX MEM WB 250ps 350ps 150ps 300ps 200ps Also, assume that instructions executed by the processor are broken down as follows: alu beq IwsW 45% 20% 20% 15% 3.1 What is the clock cycle time in a pipelined and non-pipelined processor? 3.2 What is the total latency of an LW instruction in a pipelined and non-pipelined processor 3.3 If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor