For the following cache and RAM memories: Cache structure: R 11 01 Tag (D,A,S) Line 0,011,10...

  

Transcribed Image Text:

For the following cache and RAM memories: Cache structure: R 11 01 Tag (D,A,S) Line 0,011,10 X LO 1,110,01 X L1 1,111,00 L2 - L3 10 00 RAM structure: Tag (D,A,S) Word (hexadecimal) 1A3F 0,000,00 Block BO 4680 AADC 0,001,00 Bl BBBB CCCC 0,010,01 B2 1719 A4E8 0,011,01 B3 2F2A BB33 1,100,10 B4 EDEC 5632 1,101,10 B5 999A FF67 1,110,11 B6 007B FEDC 1,111,11 B7 OBC6 The X sign in the Line field of the cache memory means that this line is used with corresponding Tag value in the Tag field, whereas the sign means that this line is not used (empty). Moreover, the binary values in the Tag (D,A,S) field in both of the cache and RAM memories represent the Tag values when these memories use the direct mapping (D), associative mapping (A), and set associative mapping with two sets (S), respectively. Furthermore, the R field in the cache memory is a two- bit value for replacement such that the order: 00, 01, 10, 11 is from the smallest to the largest. (a) If the CPU generated the binary main memory address 0001 and the cache memory uses the direct mapping. Is the read operation Hit or Miss? What is the word the CPU will read? (b) If the CPU generated the binary main memory address 0100 and the cache memory uses the direct mapping. Is the read operation Hit or Miss? What is the word the CPU will read? (c) If the CPU generated the binary main memory address 0100 and the cache memory uses the associative mapping. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? (d) If the CPU generated the binary main memory address 1011 and the cache memory uses the associative mapping. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? (e) If the CPU generated the binary main memory address 0011 and the cache memory uses the set associative mapping with two sets. Is the read operation Hit or Miss? Which block this generated address is referred to? (f) If the CPU generated the binary main memory address 1100 and the cache memory uses the set associative mapping with two sets. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? What is the word the CPU will read? For the following cache and RAM memories: Cache structure: R 11 01 Tag (D,A,S) Line 0,011,10 X LO 1,110,01 X L1 1,111,00 L2 - L3 10 00 RAM structure: Tag (D,A,S) Word (hexadecimal) 1A3F 0,000,00 Block BO 4680 AADC 0,001,00 Bl BBBB CCCC 0,010,01 B2 1719 A4E8 0,011,01 B3 2F2A BB33 1,100,10 B4 EDEC 5632 1,101,10 B5 999A FF67 1,110,11 B6 007B FEDC 1,111,11 B7 OBC6 The X sign in the Line field of the cache memory means that this line is used with corresponding Tag value in the Tag field, whereas the sign means that this line is not used (empty). Moreover, the binary values in the Tag (D,A,S) field in both of the cache and RAM memories represent the Tag values when these memories use the direct mapping (D), associative mapping (A), and set associative mapping with two sets (S), respectively. Furthermore, the R field in the cache memory is a two- bit value for replacement such that the order: 00, 01, 10, 11 is from the smallest to the largest. (a) If the CPU generated the binary main memory address 0001 and the cache memory uses the direct mapping. Is the read operation Hit or Miss? What is the word the CPU will read? (b) If the CPU generated the binary main memory address 0100 and the cache memory uses the direct mapping. Is the read operation Hit or Miss? What is the word the CPU will read? (c) If the CPU generated the binary main memory address 0100 and the cache memory uses the associative mapping. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? (d) If the CPU generated the binary main memory address 1011 and the cache memory uses the associative mapping. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? (e) If the CPU generated the binary main memory address 0011 and the cache memory uses the set associative mapping with two sets. Is the read operation Hit or Miss? Which block this generated address is referred to? (f) If the CPU generated the binary main memory address 1100 and the cache memory uses the set associative mapping with two sets. Is the read operation Hit or Miss? If the read operation is Miss, in which line in the cache memory this block will be stored using the LRU, FIFO, and LFU replacement algorithms? What is the word the CPU will read?

Answer rating: 100% (QA)

Certainly Lets break down each scenario a Direct Mapping The CPUgenerated binary main memory address is 0001 In direct mapping each main memory block ... View the full answer