Question: module calculator _ fsm ( input clk , input btn _ mode, / / Single button for toggling modes input [ 1 : 0 ]

module calculator_fsm (
input clk,
input btn_mode, // Single button for toggling modes
input [1:0] btn_sel, // Operation selection input
output reg [2:0] opcode,
output reg mode, //0= Arithmetic, 1= Bitwise
output reg alu_enable
);
localparam MODE_1=1'b0; // Arithmetic operations
localparam MODE_2=1'b1; // Bitwise operations
// Internal signals
reg btn_mode_last; // For edge detection
reg [3:0] debounce_cnt; // Debouncing counter
// Debouncing logic for btn_mode
always @(posedge clk) begin
if (btn_mode != btn_mode_last) begin
debounce_cnt =0; // Reset the debounce counter on button change
end else if (debounce_cnt 4'd15) begin
debounce_cnt = debounce_cnt +1; // Increment the counter
end
if (debounce_cnt ==4'd15) begin
btn_mode_last = btn_mode; // Update the last button state after debounce
end
end
// Toggle between modes on button press
always @(posedge clk) begin
if (btn_mode_last && !btn_mode) begin
mode = ~mode; // Toggle mode on a clean edge
end
end
// Determine opcode based on mode and button inputs
always @(*) begin
alu_enable =0; // Default disable ALU
case (mode)
MODE_1: begin
// Arithmetic Mode
case (btn_sel)
2'b00: opcode =3'b000; // Addition
2'b01: opcode =3'b001; // Subtraction
2'b10: opcode =3'b010; // Multiplication
2'b11: opcode =3'b011; // Division
default: opcode =3'b000; // Default to Addition
endcase
alu_enable =1;
end
MODE_2: begin
// Bitwise Mode
case (btn_sel)
2'b00: opcode =3'b100; // AND
2'b01: opcode =3'b101; // OR
2'b10: opcode =3'b110; // Shift Left
2'b11: opcode =3'b111; // Shift Right
default: opcode =3'b100; // Default to AND
endcase
alu_enable =1;
end
default: begin
opcode =3'b000;
alu_enable =0;
end
endcase
end
endmodule
I have 5 buttons and i need the four to choose the opcode and the last one to use the button to change mode.
module calculator _ fsm ( input clk , input btn _

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Programming Questions!

Q:

using https://www.edaplayground.com DESIGN PROCEDURE: Note that for each Verilog design task a dassignX_X.sv and optionally dassignX_X.tb are provided. The .v file contains the module you are to...

Q:

1. Draw an ASM chart for the finite state machine. 2. Write an Verilog module to FSM (Named fsm.v) 3. Write a module for counter(Named counter.v) 4. Create a top module named top.v (see figure 1) 5....

Q:

a. The Soda module: A FSM processis used to update the present state to the next state when a clocked coin is entered, this process is used to show the description of the transitions of state...

Q:

Draw an ASM chart for the finite state machine. Write an Verilog module to FSM (Named fsm.v ) Write a module for counter(Named counter.v ) Create a top module named top.v (see figure 1) Simulate the...

Q:

3. [14pts) Sketch the state transition diagram for the Moore FSM described by the followng SystemVerilog HDL code. Please indicate the output value for each state. Also, try to find what errors it...

Q:

Build a Verilog module named "calculator" that takes in two signed 16-bit numbers named "in1" and "in2" and performs the following functions depending on the value of another 4-bit input named...

Q:

Can you make a test bench of this verilog(with Vivado program)? I JUST WANT TO TEST BENCH AND I COMPLETED OTHER ANSWERS. CAN YOU JUST MAKE module traffic_fsm_tb. //FSM in Verilog module traffic_fsm...

Q:

module calculator(in1,in2,opCode,result,overflow); input signed [15:0] in1; input signed [15:0] in2; input [3:0] opCode; output reg signed [15:0] result; output reg overflow; always @ (in1,in2) begin...

Q:

267 MAT OG DO NOS 268 ab/ 1 timescale lns / lps 2 3 module Booths FSM # (parameter SIZE = 4) (start, state, CLK, RST, RST_out, CLK_out, Out_State); 4 input start, CLK, RST; 5 output RST_out, CLK_out;...

Q:

For the police response time above: Briefly explain how to determine the probability that the response time will be more than 5 minutes using the interactive module calculator in JMP

Q:

Distinguish between anagenesis and cladogenesis. Which type of speciation is more prevalent? Why?

Q:

Assume that a Rocket Burger restaurant has the following perpetual inventory record for hamburger patties: Requirements 1. At February 28, the accountant for the restaurant determines that the...

Q:

Some types of instruments of crime are automatically forfeited. True False

Q:

Susan Cottenden clocked the observed time for welding a part onto truck doors at 5.3 minutes. The performance rating of the worker timed was estimated at 110% . The normal time for this process = minu