Question: Part B: Multi Cycle Processor 1 . Copy the multicycle processor datapath ( Figure B ) , so there are 2 datapath figures. 2 .

Part B: Multi Cycle Processor

1 .

Copy the multicycle processor datapath

(

Figure B

),

so there are

2

datapath

figures.

2 .

For each figure, assuming Lab

2 .

asm runs on the multicycle processor, draw the

datapath AND write the values of the control signals for the following

instructions:

.

Figure

1 .

Process in cycle

19 .

.

Figure

2 .

Process in cycle

33 .

3 .

Make sure to:

.

label the instruction for each figure.

.

write the corresponding RTL statement

(

)

for the instruction during the

cycle based on Table

1 .

.

write the control values next to the labels in the figure

(

the name of the

control signal

-

do NOT write the control values in a separate table

) .

There are altogether

12

control values. For the Operation, just write the

ALU operation, e

.

.

ADD, SUB, etc.

-

not in the format of bit value.

4 .

Make sure the file format to submit is a PDF file only

(

ONE file only

) .

Hint:

Identify the instruction and the specific process during the specified cycle.

Identify the relevant RTL statements, and the datapath of the identified instruction

/

process

.

The datapath follows the instruction class datapath, i

.

.,

/

/

/

load

/

store

Table

1

: RTL statements

\

table

[[

Step name,

\

table

[[

Action for R

-

type

], [

instructions

]], \

table

[[

Action for memory

-

reference

], [

instructions

]], \

table

[[

Action for

], [

branches

]], \

table

[[

Action for

], [

jumps

]]], [

Instruction fetch,IR

=

Memory

[

]], [,

=

+ 4], [

Instruction

,

=

Reg

[

[25 - 21]]], [

decode

/

=

Reg

[

[20 - 16]]], [,

ALUOut

=

+ (

sign

-

extend

(

[15 - 0]) 2)],[

Execution

,

address,ALUOut

=

A op B

,

ALUOut

=

+

sign

-

extend,if

(

= =

)

then,PC

=

[31 - 28] | |], [

computation

,

branch

/,, (

[15 - 0]),

=

ALUOut,

(

[25 - 0] 2)],[

jump completion,,,,

], [

Memory access or R

-

type,Reg

[

[15 - 11]] =,

Load: MDR

=

Memory

[

ALUOut

],,], [

completion

,

ALUOut,or

,,], [,

Store: Memory

[

ALUOut

] =

,,], [

Memory read completion,,Load: Reg

[

[20 - 16]] =

MDR

,,]]

Part B: Multi Cycle Processor 1. Copy the multicycle processor datapath

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Part B: Multi Cycle Processor 1 . Copy the multicycle processor datapath ( Figure B ) , so there are 2 datapath figures. 2 . For each figure, assuming Lab 2 . asm runs on the multicycle processor,...

Part A: Single Cycle Processor Run the given Lab 2 . asm file on MARS simulator. Using the Tools - > MIPS X Ray, you would be able to see the datapaths of the instructions. Based on the above figure,...

Total Marks: 1 0 Objectives: Build a single - cycle MIPS processor. Modify the MIPS processor design to include more instructionsContents: 1 . Introduction 2 . MIPS Single - cycle processor 3 ....

Provide a summary technical report with your own words about Pipelined Execution which is also named as Instruction Level Parallelism, addressing mainly the following areas: 1. What is Pipelined...

Figure 1 : Schematic of single - cycle MIPS processor Our model of the single - cycle MIPS processor divides the machine into two major units: the control and the datapath. Each unit is constructed...

1 . Introduction In this lab, you will build the datapath of a MIPS single cycle processor ( SCP ) as shown in Figure 1 using system Verilog. You will use MARS simulator for writing, executing, and...

Assume that the logic blocks needed to implement a processor's datapath have the following latencies: a, if the only thing we need to do in a processor is fetch consecutive instructions (Figure 4.6),...

2. Consider Figure 2 in this homework. The figure shows a first design of MIPS processor which needs many additional blocks (e.g., control). Assume that the delay for each block in this design is as...

Provide a summary technical report with about Pipelined Execution which is also named as Instruction Level Parallelism, addressing mainly the following areas: 1. What is Pipelined Execution and its...

Find area of four walls of a room, 7m long, 5m broad, and 3m high. Find the cost of distempering the walls at the rate of Rs.3.75 per m^(2).

Subject : Strategic Management in a Global Environment Safaricom: Innovative Telecom Solutions to Empower Kenyans As the largest mobile provider in Kenya, Safaricom has touched the lives of Kenyans...

7. Assuming that interest is the only finance charge, how much interest would be paid on a $5,000 installment loan to be repaid in 36 monthly installments of $166.10? What is the APR on this loan?

What cultural changes affect or have affected the stocker arts center of lotain county community college

Which laws affecting employment opportunities must Disney need to address in their Executive Incubator and Studio Internship Programs?

The text discusses Affirmative Action (AA) and defines what it means: planned special efforts to recruit, hire, and promote women and members of minority groups. How would you assess or describe...

What areas of employment discrimination does Disney seem to be targeting with their diversity programs?