Question: Please answer and show all work Assuming an Instruction cache miss rate for a program is 1% and a Data cache miss rate is 5%.

Please answer and show all work

Assuming an Instruction cache miss rate for a program is 1% and a Data cache miss rate is 5%. If a processor bas a ideal CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses. Assume that (i) 30% of the instructions are load & stores, (ii) 50% of the instructions are ALUs and (ii) 20% of the instructions are controls. i) What is actual CPI with the possible cache misses? (ii) Assume that we have perfect data and instruction cache (no cache misses), what is the performance speed up of the CPU with the ideal perfect cache vs. the CPU with actual cache. What if the processor is faster, but memory system is not. Suppose we speed up the ideal CPI without any memory stalls from 2 to 1 without changing the clock rate (i) What is the CPI of the system with cache misses? (ii) What is the performance speed up of the CPU with the ideal perfect cache vs. the CPU with actual cache? What is your observation on the effect of the memory on the system performance? Assuming an Instruction cache miss rate for a program is 1% and a Data cache miss rate is 5%. If a processor bas a ideal CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses. Assume that (i) 30% of the instructions are load & stores, (ii) 50% of the instructions are ALUs and (ii) 20% of the instructions are controls. i) What is actual CPI with the possible cache misses? (ii) Assume that we have perfect data and instruction cache (no cache misses), what is the performance speed up of the CPU with the ideal perfect cache vs. the CPU with actual cache. What if the processor is faster, but memory system is not. Suppose we speed up the ideal CPI without any memory stalls from 2 to 1 without changing the clock rate (i) What is the CPI of the system with cache misses? (ii) What is the performance speed up of the CPU with the ideal perfect cache vs. the CPU with actual cache? What is your observation on the effect of the memory on the system performance

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Assuming an Instruction cache miss rate for a program is 2%. and a Data cache miss rate is 5%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is cycles for all misses,...

Ql. A hard drive disk rotates at 7200 RPM. The size is 500 GB. Calculate the Average rotational latency in nanoseconds. Q2. A cache with 16 blocks. The block size is 32 bytes. Which block number does...

A processor is running a program with 30% of load and store instructions; The instruction cache miss rate is 3%; The data cache miss rate is 2%; The processor has a CPI=1.0 without memory stalls; The...

Assume instruction cache miss rate for a program is 3%, data cache miss rate is 5%. If a processor has a CPI of 3 without any memory stall and miss penalty is 150 clock cycles. Load instructions is...

2- Assume instruction cache miss rate for a program is 3%, data cache miss rate is 5%. If a processor has a CPI of 3 without any memory stall and miss penalty is 150 clock cycles. Load instructions...

NOTE: Looking for an answer for part b Exercise 1. [20 Marks] The following tables summarizes the instructions present in some program (Table 1) as well as two different processors (Table 2)....

1. An IBM PowerPC L1 cache has 128 sets. It adopts 4-way set associative organization with 16-byte cache blocks. What is the cache size? 2. A cache contains 4K blocks and each block contains 16...

Consider a program that includes non data-instructions and data-instructions (loads/stores). Assume: Instruction cache miss rate is 5%, Cache miss rate for accessing data (operands) of...

Question 3 : Memory Access Time ( a ) Given the following information compute the total time for all memory accesses and the AMAT for both the caches. There is , separate instruction and data cache....

(b) Check whether the distributions D, and D2 are integrable: (i) D, on R is spanned by the following vector fields Z = W = %3D sf(D D2 on the special linear group S2(R) = {A M2x2: det(A) = 1} : R'...

Merton Enterprises has bonds with a face value of $ 1 , 0 0 0 on the market making annual payments, with 2 0 years to maturity, and selling for $ 8 0 0 . The yield to maturity ( YTM ) is 6 % (...

in the rectilinear metric for points given below fin In the rectilinear metric for points given below find The minimum Steiner tree (bold), its length is ____ The minimum spanning tree (dashed), its...