Question: A processor is running a program with 30% of load and store instructions; The instruction cache miss rate is 3%; The data cache miss rate

A processor is running a program with 30% of load and store instructions; The instruction cache miss rate is 3%; The data cache miss rate is 2%; The processor has a CPI=1.0 without memory stalls; The miss penalty is 50ns for all misses; Assuming CPU frequency is 2GHz. How much faster would the processors run with a perfect cache that has no misses?

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

1. An IBM PowerPC L1 cache has 128 sets. It adopts 4-way set associative organization with 16-byte cache blocks. What is the cache size? 2. A cache contains 4K blocks and each block contains 16...

Consider a program that includes non data-instructions and data-instructions (loads/stores). Assume: Instruction cache miss rate is 5%, Cache miss rate for accessing data (operands) of...

5 . 7 Consider the following program and cache behaviors. Data Reads per Data Writes per 1 0 0 0 Instructions 1 0 0 0 Instructions 2 5 0 1 0 0 Instruction Cache Miss Rate 0 . 3 0 % Data Cache Miss...

Please answer all questions. Q2. Consider a direct mapped cache with 1 MB of data and 8-word block size with 32-bit address. (a) Draw the flow diagram of the DMC and calculate the Cache size (5...

solve it urgently Q2. Consider a direct mapped cache with 1 MB of data and 8-word block size with 33 bits address. (a) Draw the flow diagram of the DMC and calculate the Cache size (5 marks) (5...

Please answer all questions. Q2. Consider a direct mapped cache with 1 MB of data and 8-word block size with 33 bits address. (a) Draw the flow diagram of the DMC and calculate the Cache size (5...

Question 3 : Memory Access Time ( a ) Given the following information compute the total time for all memory accesses and the AMAT for both the caches. There is , separate instruction and data cache....

Consider following cache configuration. - The processor has separate instruction and data cache whose size is 3 2 KB each - The size of the block is 3 2 bytes. - The miss penalty ( fetching a block...

a . Explain the following i . Direct Memory Access. [ 3 ] ii . Polling. is a technigue used iii. Priority Interrupt. 3 3 b . Distinguish synchronous bus and as'n :hronous bus. 8 c . Discuss the...

Sally deposited $100 a month in her savings account for 24 months. For the next 5 years she made no deposits. What is the future worth in Sally's savings account at the end of the 7 years, if the...

Assuming the monthly sales forecasts given previously are accurate and that customers pay exactly as was predicted, what would the receivables level be at the end of each month? To reduce...

hich of the following acts, enacted in 2 0 1 0 , imposed tighter restrictions on public corporations, financial markets, and the extent to which firms engaged in ky investment transactions? Multiple...

CT Corp Comprehensive Question Canadian Tire Corporation, Limited ( Canadian Tire ) is a family of companies that includes a retail segment and a financial services division, among others. The retail...

h. How has your family status changed through the generations? Compare your family experience with those of your classmates. Did most immigrants come for the same reasons? What are the differences in...

b. Where did they come from?

g. What were their occupations before they came, and what jobs did they take on their arrival?