Question: Q. A system has a 2 GHz clock rate, and an L1 cache with a 1 ns hit time and a 10% miss rate. The

Q. A system has a 2 GHz clock rate, and an L1 cache with a 1 ns hit time and a 10% miss rate. The hit time for DRAM is 100 ns. Assume that 40% of all instructions being executed access memory.

a) [5 points] What is the Average Memory Access Time (AMAT)?

b) [8 points] Assuming a base CPI of 2.0 without any memory stalls, what is the total CPI?

For the next two parts, we will consider a revision of the design given above, adding an L2 cache with a 4% miss rate and a 10 ns hit time.

c) [5 points] What is the AMAT with the addition of an L2 cache? Is the AMAT better or worse with the L2 cache?

d) [8 points] Assuming a base CPI of 2.0 without any memory stalls, what is the total CPI with the additional of an L2 cache?

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

1 . Whereas larger caches have lower miss rates, they also tend to have longer hit times. Assume a direct - mapped 8 KB cache has 0 . 2 2 ns hit time and miss rate m 1 ; also assume a 4 -...

Whereas larger caches have lower miss rates, they also tend to have longer hit times. Assume a direct-mapped 8 KB cache has 0.22 ns hit time and miss rate m1; also assume a 4-way associative 64 KB...

1 . A system has a 2 - level cache hierarchy with the following parameters: L 1 cache: 3 2 KB , direct - mapped, hit time: 2 ns L 2 cache: 2 5 6 KB , 4 - way set associative, hit time: 1 0 ns Main...

3.(8 points - Correctness) Performance: Bower found two processors in another computer room and in this question we will compare the performance of two processors using a certain benchmark. Processor...

4. (5 points, With 1 or more errors you get 0 points. Otherwise full point.) Consider a three level memory: L1 and L2 are for cache memory and the third level is for the main memory. Access time for...

Assume we have a two-level cache hierarchy system that runs an application. If you know that L1 cache hit time is 1 cycle, L1 miss rate is 15%, L2 hit time is 5 cycles, L2 miss rate is 90%, and...

Q Whereas larger caches have lower miss rates, they also tend to have longer hit times. Assume a direct-mapped 8 KB cache has 0.22 ns hit time and miss rate m1; also assume a 4-way associative 64 KB...

Q: Whereas larger caches have lower miss rates, they also tend to have longer hit times. Assume a direct-mapped 8 KB cache has 0.22 ns hit time and miss rate m1; also assume a 4-way associative 64 KB...

Question 2 ( 4 0 points ) . Whereas larger caches have lower miss rate, they also tend to have longer hit times. Assume a direct - mapped 8 KB cache has 0 . 2 2 ns hit time and miss rate \ ( \ mathrm...

Prompt the user for a string that contains two strings separated by a comma. Examples of strings that can be accepted: Jill, Allen Jill, Allen Jill, Allen Ex: Enter input string: Jill, Allen

Bank A has a leverage ratio of 10, while Bank B has a leverage ratio of 20. Similar losses on bank loans at the two banks cause the value of their assets to fall by 7 percent. Which bank shows a...

1 7 6 minutes remaining 3 5 OF 4 0 QUESTIONS REMAINING uestion 6 analysis of what happens to the estimate of a project's net present value when you examine a vast number of different likely onomic...

Seved Help 14 Wisconsin Snowmobile Corp. is considering a switch to level production Cost efficiencies would occur under level production, and aftertax costs would decline by $31,500, but inventory...

=+3 It seems that some countries like China may be developing hybrid HRM systems.

=+2 Moving to a performance based HRM system seems to be an issue in many regions and countries such as Asia-Pacific and Europe. What are some of the barriers

=+j Explain the current debate over the convergence of IHRM across countries and regions.