Question $1$

For the given Circuit, write the Verilog code that would simulate its behavior. you can give any names to internal connections.

Exclusive$-$OR equivalent circuit

$\backslash$table$[[A,B,$Output$],[0,0,0],[0,1,1],[1,0,1],[1,1,0]]$