Realize a full adder using a 3-to-8 line decoder (as in Figure 9-17) and (a) two...

Transcribed Image Text:

Realize a full adder using a 3-to-8 line decoder (as in Figure 9-17) and (a) two OR gates. (b) two NOR gates. FIGURE 9-17 abc Yo Y1 Y2 Y3 Y4 Ys Y6 Y7 ►Yo = a'b'c A 3-to-8 Line 10 0 0 0 0o o 0 10 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 Y = a'b'c Decoder 00 1 0 10 0 11 100 Y2 = a'bc Cengage Learning 2014 3-to-8 Y3 = a'bc line y4 = ab'c decoder 10 1 Ys = ab'c 110 Y6 = abc' 111 →y7 = abc Realize a full adder using a 3-to-8 line decoder (as in Figure 9-17) and (a) two OR gates. (b) two NOR gates. FIGURE 9-17 abc Yo Y1 Y2 Y3 Y4 Ys Y6 Y7 ►Yo = a'b'c A 3-to-8 Line 10 0 0 0 0o o 0 10 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 Y = a'b'c Decoder 00 1 0 10 0 11 100 Y2 = a'bc Cengage Learning 2014 3-to-8 Y3 = a'bc line y4 = ab'c decoder 10 1 Ys = ab'c 110 Y6 = abc' 111 →y7 = abc