Question: Suppose you have designed a 256 KB cache with 2 words data per block. (a) Calculate the miss rate for the following memory address accesses.

Suppose you have designed a 256 KB cache with 2 words data per block.

(a) Calculate the miss rate for the following memory address accesses. Memory is byte ad-dressable.

12, 42, 7, 15, 40, 39

(b) Suppose you have changed the cache design to 4 words data per block. Calculate the miss rate in this case for the scenario in part (a).

(c) Explain the principle of locality that caused the change in miss rate in (b)

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

Suppose we have a memory and a direct-mapped cache with the following characteristics. Memory is byte addressable Memory addresses are 20 bits (i.e., the total memory size is 2 20 bytes) The cache...

Q:

As described in Section 5.7, virtual memory uses a page table to track the mapping of virtual addresses to physical addresses. This exercise shows how this table must be updated as addresses are...

Q:

2. Repeat problem 1 (parts a, b, and c) using the same sizes specified but the cache is organized as a 2-way set associative cache that uses the Least Recently Used (LRU) replacement algorithm. (1. A...

Q:

Provide a summary technical report with your own words about Pipelined Execution which is also named as Instruction Level Parallelism, addressing mainly the following areas: 1. What is Pipelined...

Q:

4. (33 pts.) A superscalar computer has Level 1 split Data and Instruction Caches, Level 2 (Combined) Cache, Main Memory, and a Hard Disk. The ideal CPI would be 1 if all the memory accesses resulted...

Q:

Q 1 : Consider a machine with a byte addressable main memory of 6 4 Kbyte with 8 byte Block size. Assume that direct mapped cache consisting 3 2 lines. Write answer of the following questions [ 2 0...

Q:

Consider a memory system that is composed of one cache and a main memory. The access to the main memory takes 16 ns. Given a clock frequency of 4 GHz, an instruction miss rate of 8%, and data...

Q:

You are building a computer system around a processor with in-order execution that runs at 1 GHz and has a CPI of 1, excluding memory accesses. The only instructions that read or write data from/to...

Q:

Your system, running at 2.5 GHz has the following instruction mix, with CPI that doesn't include memory accesses. Assume that L1 cache can be accessed with no pipeline stalls on a hit. Instruction...

Q:

1 a. Parallelism at multiple levels is now the driving force of computer design across all four classes of computers, with energy and cost being the primary constraints. There are basically two kinds...

Q:

How can we solve this problem?

Q:

A refrigeration system operates on the ideal vapor-compression refrigeration cycle with ammonia as the refrigerant. The evaporator and condenser pressures are 200 kPa and 2000 kPa, respectively. The...

Q:

Please help with the journal entries: Described below are six independent and unrelated situations involving accounting changes. Each change occ rs during 2 0 2 4 before any adjusting entries or...

Q:

8:37 * N. 80% i ... OBJECTIVES: Create relationships Create a Pivot Table from Related Tables Create a PivotChart Modify the PivotChart The major section in this chapter :ontinuation is: Data...

Q:

She came to the office with a bruised swollen knee.

Q:

A top secret document was taken from the presidents office last night.

Q:

A highly placed source revealed Dotsons last ditch efforts to cover up the mistake.