Question: To test a module you just designed, you need to create a testbench that produces the following waveform for signal d, in time units
To test a module you just designed, you need to create a testbench that produces the following waveform for signal d, in time units of 1 us (us, in Verilog syntax). d tus a. Write the timescale directive that would set the unit time to 1us and simulation precision to 0.1us. b. Write the initial procedure that would generate signal d (above) and end the simulation after 12us..
Step by Step Solution
3.44 Rating (154 Votes )
There are 3 Steps involved in it
Verilog timescale 1us module testbench reg d initial begin 12us d 1 1us d 0 end endmodule This testb... View full answer
Get step-by-step solutions from verified subject matter experts
