VAD to CPU (LSB) Interrupt register Disk R lo Printer R 11 1 A A, Priority encoder 0 Reader R 12 2 Keyboard R, 13 0 0 (MSB) IEN M IST Enable M M M Interrupt to CPU INTACK from CPU Mask register Consider the parallel priority interrupt hardware shown below. a. Suppose that the disk and printer sent interrupt requests to the CPU simultaneously What is the content of the interrupt register (RR RRJ Tim Keyboard R. 13 (MSB) M IEN IST Enable M. M M Interrupt to CPU INTACK from CPU Mask register Consider the parallel priority interrupt hardware shown below. a. Suppose that the disk and printer sent interrupt requests to the CPU simultaneously. 1. What is the content of the interrupt register (R;R R Ro)? ii. What is the value in decimal) of the vector address VAD? b. Suppose that the printer requests an interrupt. 1. What is the content of the interrupt register (RRRR)? ii. What is the value (in decimal) of the vector address VAD