We have a combinatorial logic function that can be decomposed into three steps each with the indicated delay with a resulting clock speed of 5.0 GHz. 60ps 60ps 60ps Reg 20ps Assume we further pipeline this logic by adding just one additional register between the first two or last two stages of combinatorial logic. What would be the highest resulting clock speed we could achieve in GHz? You can use an expression if you like