Question: What is the average memory access time for the following system, which has a write - back cache. Access cost for a cache hit: 1

What is the average memory access time for the following system, which has a write-back cache.
Access cost for a cache hit: 10 ns
Cache miss rate: 2%
Probability that a cache line is dirty: 40%
Time required to fill a cache line: 100 ns
Time required to write-back a cache line: 200 ns

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Programming Questions!

Q:

Problem 1 : Suppose a computer system has a cache memory that takes 2 0 nanoseconds ( ns ) to access and a main memory that takes 8 0 ns to access. If the hit ratio for this cache is 0 . 9 , what is...

Q:

Average memory access time of one-level cache system is given by: (Hit time) + (Miss rate) x (Miss penalty) Assume a memory system has two levels of cache (L1 and L2), give the memory access time....

Q:

Average memory access time of one-level cache system is given by: (Hit time) + (Miss rate) x (Miss penalty) Assume a memory system has two levels of cache (L1 and L2), give the memory access time....

Q:

Assume a CPU has a base CPI of 1 and a frequency of 2GHz, and that main memory accesses take 50ns and that 40% of all instructions access data memory. Consider the following for that CPU: L1D cache:...

Q:

Assume Computer XY has a 4 GB main memory and a direct - mapped ( L 1 ) cache ( there are no other cache levels and no secondary or tertiary storage ) with a 3 2 B line size. On XY , cache hits take...

Q:

Assume Computer XY has a 4 GB main memory and a direct - mapped ( L 1 ) cache ( there are no other cache levels and no secondary or tertiary storage ) with a 3 2 B line size. On XY , cache hits take...

Q:

This information is for question only Q1a) A Microprocessor With L1 and L2 cache, The access times of Li and L2 cha Caches are 1 and 6 clock Cycles respectively, The miss penalty of L2 cache is 20...

Q:

Problem 5 17 points] Consider a processor with a two-level cache and the following characteristics: Parameter Base CPI (clock cycles per instruction), No Memory Stalls Processor Clock Frequency Main...

Q:

Consider a processor with a two-level cache and the following characteristics: Parameter Base CPI (clock cycles per instruction), No Memory Stalls Processor Clock Frequency Main Memory Access Time...

Q:

ADVANCED COMPUTER ARCHITECTURE CPCS504 Assignment1 Spring 2021 /1442 Due Date 1st March 2021 Chapter1: 1. In Example 1 of Section 1.2.1, we assumed that the cache miss penalty was 20 cycles. With...

Q:

The Harrington Corporation is considering a change in its cash-only policy. The new terms would be net one period. Based on the following information, determine if Harrington should proceed or not....

Q:

- a non-exempt employee of a contractor covered by fair labor stand act works 30 hours during the first week for a week 2 weeks periods. The employee work 50 hours during the second week up the...

Q:

2 3 . Which Type of Industry is considered "Defensive" from our Mutual Fund Handout? Group of answer choices Technology. Energy. Real Estate. Utilities.

Q:

The television show 50 Minutes has been successful for many years That show recently had a share of 26 which means that among the TV sets in use 26 were tuned to 50 Minutes An advertiser wants to...