Write the Verilog code for a memory module that holds 2K bytes. The memory is byte addressable. Each word is 32-wide. There are seperate read and write data ports. It has only one address port. This memory has only one enable called rnw. When rnw is high, the content of memory word at the given address is placed on the data port. In a reset, each memory location is initialized to 0.