Execution time in a multiprocessor system can be split into computing time for the routines plus routing time spent sending data from one processor to another Consider the execution time and routing time given in the following table In this case, the routing time is an important component of the total time Using the geometric means of the ratios, extrapolate to find the computing time and routing time in a 128 processor system No Processors 2 4 00 16 32 64 Routine A Routine B Routine C Routine D (ms) (ms) (ms) (ms) 40 70 36 19 11 6 3 29 15 7 4 2 78 60 45 35 23 12 9 4 3 1 1 0 5 Routine E (ms) 4 2 3 2 1 1 Routing Time (ms) 11 13 17 22 23 26

Question: Execution time in a multiprocessor system can be split into computing time for the routines plus routing time spent sending data from one processor to

Execution time in a multiprocessor system can be split into computing time for the routines plus routing time spent sending data from one processor to another. Consider the execution time and routing time given in the following table. In this case, the routing time is an important component of the total time. No. Processors 2 4 00 16 32 64 Routine A Routine B Routine C Routine D (ms) (ms) (ms) (ms) 40 70 36 19 11 6 3

Using the geometric means of the ratios, extrapolate to find the computing time and routing time in a 128-processor system.

No. Processors 2 4 00 16 32 64 Routine A Routine B Routine C Routine D (ms) (ms) (ms) (ms) 40 70 36 19 11 6 3 29 15 7 4 2 78 60 45 35 23 12 9 4 3 1 1 0.5 Routine E (ms) 4 2 3 2 1 1 Routing Time (ms) 11 13. 17 22 23 26

Step by Step Solution

★★★★★

3.41 Rating (160 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock

To extrapolate the computing time and routing time for a 128processor system using the geometric mea... View full answer

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!

This case arose when Kimberly Jasper was terminated from her employment as the director of a child care facility in Johnston, Iowa, called Kid University. The center was owned by H. Nizam, Inc....

Please explain the answers so that I can understand it as well. Exercise 1.14 Section 1.8 cites as a pitfall the utilization of a subset of the performance equa- tion as a performance metric. To...

Exercise 1.16 Another pitfall, relating to the execution of programs in multiprocessors systems, is expecting improvement in perfor mance by improving only the execution time of part of the routines....

CHA P TER 9 Understanding Software: A Primer for Managers 1. INTRODUCTION L E A R N I N G O B J E C T I V E S 1. Recognize the importance of software and its implications for the rm and strategic...

Provide a summary technical report with your own words about Pipelined Execution which is also named as Instruction Level Parallelism, addressing mainly the following areas: 1. What is Pipelined...

Amazon.com, Inc.s financial statements are presented in Appendix D. Financial statements for Wal-Mart Stores, Inc. are presented in Appendix E. Instructions for accessing and using the complete...

2. (a) Solve the linear equation for t = 1 with h = 0.01 and CFL number v=k/h = 0.5, U + u = 0 u(x, 0) = 0, x

ou need to calculate the monthly mortgage payment based on the principal loan amount, annual interest rate, and the term of the loan in years

The General Social Survey asks respondents to rate various groups using the feeling thermometer on a scale of 0 (most unfavorable) to 100 (most favorable).We plan to study how the mean compares for...

First, show the block organization of the 16-bit carry save adders to add these 16 terms, as shown in Figure B.14.1. Assume that the time delay through each 1-bit adder is 2T. Calculate the time of...

Write the equations for the carry-lookahead logic for a 64-bit adder using the new notation from Exercise B.26 and using 16-bit adders as building blocks. Include a drawing similar to Figure B.6.3 in...

The Verilog code on page B-53 is for a D flip-flop. Show the Verilog code for a D latch.

An adjusting entry could consist of all of the following except a debit to?

answer must be in 100-200 words Give A comparison of functional (process) layouts and cellular layouts

Case Study #2 Data: The value of Suzys estate plus taxable gifts was $11.7 million at the time of her death in 2018? Calculations: 1. What is her estate tax liability? 2. How would the estate tax...