Question: If the processor has forwarding, but we forgot to implement the hazard detection unit, what happens when this code executes? This exercise is intended to

If the processor has forwarding, but we forgot to implement the hazard detection unit, what happens when this code executes?


This exercise is intended to help you understand the relationship between forwarding, hazard detection, and ISA design. Problems in this exercise refer to the following sequences of instructions, and assume that it is executed on a 5-stage pipelined datapath:a. b. ADD R5, R2, R1 LW R3,4 (R5) LW R2,0(R2) R3, R5, R3 OR SW R3,0(R5) LW R2,0 (R1) AND R1, R2, R1 LW

a. b. ADD R5, R2, R1 LW R3,4 (R5) LW R2,0(R2) R3, R5, R3 OR SW R3,0(R5) LW R2,0 (R1) AND R1, R2, R1 LW R3,0(R2) LW R1,0 (R1) R1,0 (R2) SW Instruction sequence

Step by Step Solution

3.29 Rating (158 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

In a 5stage pipelined processor the stages typically include Instruction Fetch IF Instruction Decode ID Execute EX Memory Access MEM and Write Back WB ... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!