Question: What is the optimal block size for a miss latency of 24+B cycles? Cache block size (B) can affect both miss rate and miss latency.

What is the optimal block size for a miss latency of 24+B cycles?


Cache block size (B) can affect both miss rate and miss latency. Assuming a 1-CPI machine with an average of 1.35 references (both instruction and data) per instruction, help find the optimal block size given the following miss rates for various block sizes.a. b. 8 4% 8% 16 3% 7% 32 2% 6% 64 1.5% 5% 128 1% 4%

a. b. 8 4% 8% 16 3% 7% 32 2% 6% 64 1.5% 5% 128 1% 4%

Step by Step Solution

3.41 Rating (167 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

To find the optimal block size for a miss latency of 24B cycles we need to analyze the provided miss ... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!