Question: Cache block size (B) can affect both miss rate and miss latency. Assuming a 1-CPI machine with an average of 1.35 references (both instruction
Cache block size (B) can affect both miss rate and miss latency. Assuming a 1-CPI machine with an average of 1.35 references (both instruction and data) per instruction, help find the optimal block size given the following miss rates for various block sizes.
![]()
1. What is the optimal block size for a miss latency of 20 × B cycles?
2. What is the optimal block size for a miss latency of 24 + B cycles?
3. For constant miss latency, what is the optimal block size?
8: 4% 16:3% 32: 2% 64: 1.5% 128: 1%
Step by Step Solution
3.41 Rating (154 Votes )
There are 3 Steps involved in it
To find the optimal block size we need to consider both the miss rate and the miss latency The optim... View full answer
Get step-by-step solutions from verified subject matter experts
