In VHDL, why is it necessary to write 

q < = '1' when state = S0 else '0' ;

rather than simply 

q < = (state =S0);