Consider a datapath FSM with a four-bit state register state whose nextstate function is described by the following VHDL statement:

nxt <= "000" when rst = ’1’ else (state(2 downto 0) & not state(3)); 

Draw a state diagram for this FSM. Describe in plain English what function this FSM performs.