Question: Write a VHDL description for the sequential circuit with the state diagram given by Figure 4-19(d). Include an asynchronous RESET signal to initialize the circuit
Write a VHDL description for the sequential circuit with the state diagram given by Figure 4-19(d). Include an asynchronous RESET signal to initialize the circuit to state Init. Compile your description, apply an input sequence to pass through every transition of the state diagram at least once, and verify the correctness of the state and output sequence by comparing them to the state diagram.
Figure 4-19(d):
![0/0 or 1/1 0/1 B2=0] 0/0 or 1/1 B3 = X B3=0 0/1 (B1=0) 0/1 1/0 0/1 Init B2 = 1 (d) 1/0 1/0 B1 = 1 0/1 or 1/1](https://dsd5zvtm8ll6.cloudfront.net/images/question_images/1704/4/6/6/390659817d649d421704466389860.jpg)
0/0 or 1/1 0/1 B2=0] 0/0 or 1/1 B3 = X B3=0 0/1 (B1=0) 0/1 1/0 0/1 Init B2 = 1 (d) 1/0 1/0 B1 = 1 0/1 or 1/1 [0/0 or 1/1 (B2=X) 1/0 (B3 = 1
Step by Step Solution
3.34 Rating (157 Votes )
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
