In a bus-based multiprocessor, the system bus can become a bottleneck if it does not support a high enough transfer rate. Suppose that a split-transaction bus is designed to be four times as wide as the word length of the processors used in the system. Will this increase the effective transfer rate to four times the rate of a similar bus that is only as wide as the processor word length? Explain your answer.