In this question, we examine how resource hazards, control hazards, and ISA design can affect pipelined execution. Problems in this exercise refer to the following fragment of MIPS code: Instruction sequence: Assuming stall-on-branch and no delay slots, how many clock cycles are needed if branch outcomes are determined in the ID stage ? How many clock cycles are needed if branch outcomes are determined in the EX stage