Question: module TestBench ( ) ; reg inp _ 0 , reset, present _ 0 2 3 , CLK; wire [ 1 5 : 0 ]

module TestBench();
reg inp_0, reset, present_023, CLK;
wire [15:0] out_0;
Main DUT0(out_0, CLK, inp_0, reset, present_023);
always begin
#10
CLK =0;
#10
CLK =1;
end
initial begin
inp_0=0;
reset =0;
present_023=0;
#15
$display("out_0=%b", out_0);
#10
$display("out_0=%b", out_0);
$finish;
end
endmodule
*/
module Main(out_0, CLK, inp_0, reset, present_023);
output [15:0] out_0;
input inp_0, reset, present_023, CLK;
wire and_0_out, \0_Q ,\1_Q ,\2_Q ,\3_Q ,\4_Q ,\5_Q ,\6_Q ,\7_Q ,\8_Q ,\9_Q ,\10_Q , xor_2_out, \11_Q ,\12_Q , xor_1_out, \13_Q , xor_0_out, \14_Q ,\15_Q ;
wire [15:0] Splitter_0_cmb;
assign and_0_out = inp_0 & CLK;
DflipFlop \0(\0_Q ,, and_0_out, xor_2_out, reset, present_023,);
assign Splitter_0_cmb ={\15_Q ,\14_Q ,\12_Q ,\13_Q ,\11_Q ,\10_Q ,\9_Q ,\8_Q ,\7_Q ,\6_Q ,\5_Q ,\4_Q ,\3_Q ,\2_Q ,\1_Q ,\0_Q };
assign out_0= Splitter_0_cmb;
DflipFlop \1(\1_Q ,, and_0_out, \0_Q , reset, ,);
DflipFlop \2(\2_Q ,, and_0_out, \1_Q , reset, present_023,);
DflipFlop \3(\3_Q ,, and_0_out, \2_Q , reset, present_023,);
DflipFlop \4(\4_Q ,, and_0_out, \3_Q , reset, ,);
DflipFlop \5(\5_Q ,, and_0_out, \4_Q , reset, ,);
DflipFlop \6(\6_Q ,, and_0_out, \5_Q , reset, ,);
DflipFlop \7(\7_Q ,, and_0_out, \6_Q , reset, ,);
DflipFlop \8(\8_Q ,, and_0_out, \7_Q , reset, ,);
DflipFlop \9(\9_Q ,, and_0_out, \8_Q , reset, ,);
DflipFlop \10(\10_Q ,, and_0_out, \9_Q , reset, ,);
assign xor_2_out =\10_Q ^ xor_1_out;
DflipFlop \11(\11_Q ,, and_0_out, \10_Q , reset, ,);
DflipFlop \12(\12_Q ,, and_0_out, \11_Q , reset, ,);
assign xor_1_out =\12_Q ^ xor_0_out;
DflipFlop \13(\13_Q ,, and_0_out, \12_Q , reset, ,);
assign xor_0_out =\13_Q ^\15_Q ;
DflipFlop \14(\14_Q ,, and_0_out, \13_Q , reset, ,);
DflipFlop \15(\15_Q ,, and_0_out, \14_Q , reset, ,);
endmodule
module DflipFlop(q, q_inv, clk, d, a_rst, pre, en);
parameter WIDTH =1;
output reg [WIDTH-1:0] q, q_inv;
input clk, a_rst, pre, en;
input [WIDTH-1:0] d;
always @ (posedge clk or posedge a_rst)
if (a_rst) begin
q <='b0;
q_inv <='b1;
end else if (en ==0) ;
else begin
q <= d;
q_inv <= ~d;
end
endmodule
Separate out the design file and the testbench file so you can simulate the circuit using
the EDA playground.
c. You will need to edit the testbench and write code to toggle the reset and preset and
enable the clock.
d. You will need to edit the design file so that the DD flipflop works the same as it does in
CircuitVerse (code to use the preset_023 signal must be integrated into the reset if
statement).
e. Run a simulation to generate 10 numbers
f. Hand in your list of numbers in both binary and hexadecimal format.
g. Hand in a timing diagram of your simulation

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

Could someone please write and explain a general passing complete system verilog assertion for the following design. module testbench; reg clk; reg reset; wire [7:0]...

Q:

Verilog code Please edit Convert.v and test_convert.v codes .. and wirte a code here. thanks Aim: Design a serial BCD to Excess-3 code converter by using Verilog. Description: Use Verilog to design a...

Q:

5 1 timescale ins/1ps 2 // Clock Devider 3 module testbench: reg clk 0; 6 reg rst-o; 7 wire clk_div; 8 9 10 // Instantiate clock Divider 11 CikDivider DUT 12 .clkclk). 13 rst(rst), 14 cik_div...

Q:

module TestBench ( ) ; reg clk _ enable, reset, CLK; wire [ 1 5 : 0 ] Rand _ out, preset _ 0 2 3 ; / / Instantiate Main module Main DUT 0 ( Rand _ out, CLK , clk _ enable, reset, preset _ 0 2 3 ) ; /...

Q:

Assignment: I have made a change in the testbench which leads to a number of incorrect outcomes. a) First run the simulation in EDA playground or ModelSim and check the result in the log window....

Q:

Assignment: I have made a change in the testbench which leads to a number of incorrect outcomes. a) First run the simulation in EDA playground or ModelSim and check the result in the log window....

Q:

module TestBench ( ) ; reg clk _ enable, reset, preset _ 0 2 3 , CLK; wire [ 1 5 : 0 ] Rand _ out; Main DUT 0 ( Rand _ out, CLK , clk _ enable, reset, preset _ 0 2 3 ) ; Lsfr DUT 1 ( ) ; always begin...

Q:

this verilog code is about stopwatch module stopwatch ( input wire clk , input wire reset, input wire start, input wire stop, input wire css , output reg [ 3 : 0 ] B 1 , output reg [ 3 : 0 ] B 0 ,...

Q:

The following algorithm is used to find the integer square root for an input integer number X [ Ex 1 : if X in { 4 , 5 , 6 , 7 , 8 } , then the result integer square root Y = 2 [ Ex 2 : if X in { 9 ,...

Q:

test_bench.v. //----------------------------------------------------------------------------- // Title : MIPS Pipelined Processor // Project : ECE 313 - Computer Organization...

Q:

The following information relates to Martinez Company for fiscal 2011. Beginning retained earnings ......... $5,100,000 Ending retained earnings .......... 4,100,000 Net income for 2011 ..............

Q:

How has technology (a) had an impact on analyzing waiting-line systems? (b) improved waiting-line performance?

Q:

factor affecting the cost of an activity is known as ? a . cost unit, b . cost object, c . cost driver, d . cost pool

Q:

last two options for the multiple choice are : performance management development A construction equipment manufacturer, Roswell Corporation, is focusing on becoming a leader in sustainability in...

Q:

5. List your five favorite TV shows. What do they have in common? Are these the same top five that your friends would list? Why or why not? What is it specifically that you like about these shows?...

Q:

6. Practice five skills for becoming a more mindful and media literate consumer

Q:

4. Think of a controversial issue about which you have very strong opinions. Write one paragraph describing the key problem and its main causes, taking care to present your information as objectively...