Question: Please implement to gate level using verilog.... module reg_file (RR1,RR2,WR,WD,RegWrite,RD1,RD2,clock); input [1:0] RR1,RR2,WR; input [15:0] WD; input RegWrite,clock; output [15:0] RD1,RD2; reg [15:0] Regs[0:3]; assign

Please implement to gate level using verilog....

module reg_file (RR1,RR2,WR,WD,RegWrite,RD1,RD2,clock);

input [1:0] RR1,RR2,WR;

input [15:0] WD;

input RegWrite,clock;

output [15:0] RD1,RD2;

reg [15:0] Regs[0:3];

assign RD1 = Regs[RR1];

assign RD2 = Regs[RR2];

initial Regs[0] = 0;

always @(negedge clock)

if (RegWrite==1 & WR!=0)

Regs[WR] <= WD;

endmodule

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

Q:

22 Q2. a) Figure Q2a shows the output pulses Z1, and Z2 from a state machine that has 5 input states (A to E). You may assume that you have access to a signal "Clock to control the state transitions....

Q:

1a) f=AB'+CD+B'C'D'+A'BD 1c) f'=A'B'C'D+CD'+AB+BD' f=(A+B+C+D')(C'+D)(A'+B')(B'+D) 6) Implement these Boolean equations in the form of schematic circuits a. Provide a gate level schematic or block...

Q:

(a) Implement the full adder using a PLA (b) Using the Karnaugh Map (k-map), minimize the logic needed and implement the minimized circuit at the gate level (AND/OR/NOT). (c) Implement your gate...

Q:

Given the Logic Function: Y= (A AND B) OR C (a) Implement this function at the gate level (AND gates, OR gates) (b) If AND gates have a delay of 2.5ns, OR gates have a delay of 3ns, and Inverters...

Q:

implement to gate level in verilog please... module mux2x1_16bit(A, B, select, OUT); input [15:0] A,B; input select; output [15:0] OUT; mux2x1 mux1(A[0], B[0], select, OUT[0]), mux2(A[1], B[1],...

Q:

In this portion of the Lab, first design a half adder and named For a half adder you need to implement on gate level by using one xor Then write test bench that covers all inputs values and name the...

Q:

i keep getting errors when i make this controller and it is really frustrating me could someone please show me the correct way to implement this? i will for sure upvote.i need the design schematics...

Q:

Design a 16 bit one-level carry bypass adder using dynamic Manchester carry chain. The adder has 33 inputs: A0~A15, B0 B15, and CLK. It has 17 outputs: S0 S16. Please stick with this naming...

Q:

Please Complete and Explain. Thank You! 1 The Objective The principle objective of this part is to have you gain familiarity with several gate level CAD tools that you can use for gate level circuit...

Q:

Verilog code Your task is to implement ripple carry and carry lookahead versions of a 13-bit adder/subtractor using Verilog HD. The carry lookahead adder/subtractor must use a single carry lookahead...

Q:

V Ialrite equation of motion for given figure if "displaced to the +ve.__ the block is. & then Im Equation of mation: V -Equilibrium Kau 1 mF=E displaced and release

Q:

Elliott Company constructed a building at a cost of $50,000. A local contractor had submitted a bid to construct it for $60,000. a. At what amount should the building be recorded? b. Should revenue...

Q:

Nigerian banks, for example, GT Bank, Oceanic Bank, Zenith Bank and Intercontinental Bank, have found that most Nigerians are gradually losing the desire to carry cash around and most customers...

Q:

effiency ratios are used to assess a firm's ability to service its debt. true or false

Q:

3. Explain the relationship between history, power, and intercultural communication.

Q:

8. Explain the contact hypothesis.

Q:

7. Identify four antecedents that influence intercultural contact.