Question: A 16-word cache has the parameters given in Exercise 8.8. Consider the following repeating sequence of lw addresses (given in hexadecimal): 40 44 48 4C

A 16-word cache has the parameters given in Exercise 8.8. Consider the following repeating sequence of lw addresses (given in hexadecimal):

40 44 48 4C 70 74 78 7C 80 84 88 8C 90 94 98 9C 0 4 8 C 10 14 18 1C 20

Assuming least recently used (LRU) replacement for associative caches, determine the effective miss rate if the sequence is input to the following caches, ignoring startup effects (i.e., compulsory misses).

(a) direct mapped cache, b = 1 word
(b) fully associative cache, b = 1 word
(c) two-way set associative cache, b = 1 word
(d) direct mapped cache, b = 2 words

Data From Problem 8

A cache has the following parameters: b, block size given in numbers of words; S, number of sets; N, number of ways; and A, number of address bits.
(a) In terms of the parameters described, what is the cache capacity, C?
(b) In terms of the parameters described, what is the total number of bits required to store the tags?
(c) What are S and N for a fully associative cache of capacity C words with block size b?
(d) What is S for a direct mapped cache of size C words and block size b?

Step by Step Solution

★★★★★

3.35 Rating (155 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock

Figure 81 shows where each address maps for each cache configuration a 80 miss rate Addresses 707C a... View full answer

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Digital Design Computer Questions!

Come up with a sequence of addresses for which a direct mapped cache with a size (capacity) of 16 words and block size of 4 words outperforms a fully associative cache with least recently used (LRU)...

Repeat Exercise 8.3 for the case when the fully associative cache outperforms the direct mapped cache. Data From Problem 3 Come up with a sequence of addresses for which a direct mapped cache with a...

Repeat Exercise 8.9 for the following repeating sequence of lw addresses (given in hexadecimal) and cache configurations. The cache capacity is still 16 words. 74 A0 78 38C AC 84 88 8C 7C 34 38 13C...

A 1 6 - word cache has the parameters given in Exercise 8 . 8 . Consider the following repeating sequence of lw addresses ( given in hexadecimal ) : 8 8 8 C 9 0 9 4 9 8 4 8 4 C 7 0 7 4 7 8 7 C 8 0 8...

pls help 6. A cache has the following parameters: b, block size given in numbers of words; S, number of sets; N, number of ways;and A, number of 2 address bits. A 16-word cache has the parameters...

4. Implement the following high-level code segment using the slt instruction. Assume the integer variables g and h are in registers $80 and $sl, respectively. if (g>h) g=g - 1; else h=h+1; 5. Modify...

1. Describe the trade-offs of increasing each of the following cache parameters while keeping the others the same: (a) block size (b) associativity (c) cache size 2. Is the miss rate of a two-way set...

2. Is the miss rate of a two-way set associative cache always, usually, occasionally, or never better than that of a direct mapped cache of the same capacity and block size? Explain. A cache has the...

A cache with a capacity of 16 words is accessed by a repeating sequence of load word instructions with the following addresses (in hexadecimal): 0 times 40 0 times 44 0 times 48 0 times 4C 0 times 70...

Exercise 8.8 A cache has the following parameters: b, block size given in numbers of words; S, number of sets; N, number of ways; and A, number of address bits. (a) In terms of the parameters...

Question 5 [20pts]: Design a counter that counts in the sequence: 001011 010 110111101 Use clocked T flip-flops

Consider the following matrix [3 A= 10 Lo 6 0 o -81 6 2 i. Find Eigen values and Eigen vectors of the following matrix. ii. Find basis and dimension of each eigen space of A. iii. If possible, find a...

Task 5 : Implement the position _ warren _ truss _ vertices function in the code cell below. # This function determines the x , y coordinates of each of the vertices in the top row and bottom row of...

2. Teams are an increasingly popular method of organizing corporations, but not all people are suited for teamwork. As a manager, what do you do with employees who are talented but unapproachable?...

What is the hexadecimal equivalent of the following Ethernet address? 01011010 00010001 01010101 00011000 10101010 00001111

Compare the data rates for Standard Ethernet, Fast Ethernet, Gigabit Ethernet, and 10 Gigabit Ethernet.

How does the Ethernet address 1A:2B:3C:4D:5E:6F appear on the line in binary?

On December 31 there were 21 umaining in ending inventory.consisting of2 fam Jamar, 4from February, 4 from May from September and sfr November Revvinnl Using the specific identinanonmethod,determine...

Richard, Inc., will pay a quarterly dividend per share of $ 1 . 8 0 at the end of each of the next 1 2 quarters. Thereafter, the dividend will grow at a quarterly rate of 1 percent forever. The...

Rondo and his business associate, Larry, are considering forming a business entity called R&L but they are unsure about whether to form it as a C corporation, an S corporation, or an LLC taxed as a...