Question: A 64K 16 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select. (a) Assuming that the RAM
A 64K х 16 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select.
(a) Assuming that the RAM cell array is square, what is the size of each decoder, and how many AND gates are required for decoding an address?
(b) Determine the row and column selection lines that are enabled when the input address is the binary equivalent of (32000)10.
Step by Step Solution
3.42 Rating (158 Votes )
There are 3 Steps involved in it
Number of bits in array Row Decoder size 2 10 a Row Decoder 10 to 10... View full answer
Get step-by-step solutions from verified subject matter experts
