Assume the logic blocks needed to implement a processors data path have the following latencies $200$ps $70$ps $20$ps $90$ps $90$ps $259$ps $15$ps $10$ps