Question: correct the error in the Verilog . # 4-bit Adder subtractur module addSub(A, B, sel ; Result); input sel; input [5:0] A,B; output [3:0] Result;
- correct the error in the Verilog .
# 4-bit Adder subtractur
module addSub(A, B, sel ; Result);
input sel;
input [5:0] A,B;
output [3:0] Result;
wire [3:0] result;
assign Result = (sel)? A + B : A - B;
endmodul
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
