Question: A D flip-flop has a setup time of 5 ns, a hold time of 3 ns, and a propagation delay from the rising edge of
A D flip-flop has a setup time of 5 ns, a hold time of 3 ns, and a propagation delay from the rising edge of the clock to the change in flip-flop output in the range of 6 to 12 ns. An OR gate delay is in the range of 1 to 4 ns.
(a) What is the minimum clock period for proper operation of the following circuit?

(b) What is the earliest time after the rising clock edge at which X is allowed to change?
CLK
Step by Step Solution
3.35 Rating (167 Votes )
There are 3 Steps involved in it
a t clk t su t pmax t cmax t cl... View full answer
Get step-by-step solutions from verified subject matter experts
