A D flip-flop has a setup time of 5 ns, a hold time of 3 ns, and

Question:

A D flip-flop has a setup time of 5 ns, a hold time of 3 ns, and a propagation delay from the rising edge of the clock to the change in flip-flop output in the range of 6 to 12 ns. An OR gate delay is in the range of 1 to 4 ns.

(a) What is the minimum clock period for proper operation of the following circuit?

х CLK

(b) What is the earliest time after the rising clock edge at which X is allowed to change?

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  answer-question

Digital Systems Design Using Verilog

ISBN: 978-1285051079

1st edition

Authors: Charles Roth, Lizy K. John, Byeong Kil Lee

Question Posted: