List the possible values of C and D for an implementation that ensures both consistency assumptions on page 538.

Memory consistency concerns the views of multiple data items. The following table shows two processors and their read/write operations on different cache blocks (A and B initially 0).

a. b. A A = 1; B 1; B = 2; A+=2; B++; 2; A=5; B++; P1 = C C P2 B; D = A; B; D = A;