Question: What device does the following Verilog code represent? reg Qtmp; always @(CLK,RST) begin if(RST == 1'b1) Qtmp = 1'b0; else if(CLK == 1'b1 && T
What device does the following Verilog code represent?
reg Qtmp;
always @(CLK,RST)
begin
if(RST == 1'b1)
Qtmp = 1'b0;
else if(CLK == 1'b1 && T == 1'b1)
Qtmp = ~Qtmp;
else
begin
end
Q <= Qtmp;
end
Step by Step Solution
3.46 Rating (159 Votes )
There are 3 Steps involved in it
Risingedge trigge... View full answer
Get step-by-step solutions from verified subject matter experts
