Question: In the following Verilog code: always @ ( posedge clk ) begin if ( reset ) begin count 0 ; end else begin count count

In the following Verilog code:
always @(posedge clk) begin if (reset) begin
count 0;
end else begin
count count +1 ;
if (count ==4'h F) begin count 0;
end
end
end
What will be the value of count after 12 clock cycles if reset is 0?
 In the following Verilog code: always @(posedge clk) begin if (reset)

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!